

DESIGN NOTES

Hot Swapping the PCI Bus – Design Note 155

James Herr, Paul Marshik and Robert Reay

The Peripheral Component Interconnect (PCI) bus has become widely used in high volume personal computers and single-board computer designs. With a 32-bit data path and a bandwidth of up to 133Mbps, PCI offers the throughput demanded by the latest I/O and storage peripherals. Unfortunately, the original PCI specification does not require the bus to be hot swappable, so the system power must be turned off when a peripheral is inserted into or removed from a PCI slot.

With the migration of the PCI bus into servers, industrial computers and computer telephony systems, the ability to plug a peripheral into a live PCI slot becomes mandatory.

By using the LTC[®]1421 to control the power supplies and a QuickSwitch[®] bus switch to buffer the data bus, a peripheral can be inserted into a PCI slot without turning off the system power.

Inrush Current and Data Bus Problems

When the peripheral is inserted, the supply bypass capacitors on the peripheral can draw huge transient currents from the PCI power bus as they charge up. The transient currents can cause permanent damage to the connector

LT, LTC and LT are registered trademarks of Linear Technology Corporation.
QuickSwitch is a registered trademark of Quality Semiconductor Corporation.




Figure 1. Hot Swappable PCI Slot

The second problem involves the diodes to V_{CC} at the input or output of most logic families. With the peripheral initially unpowered, the V_{CC} input to the logic gate is at ground potential. When the data bus pins make contact, the bus lines are clamped to ground through the diodes to V_{CC} and the data is corrupted. With current flowing into the V_{CC} diode, the logic gate may latch up and destroy itself when power is applied.

The circuitry for a hot swappable PCI slot on a motherboard or backplane is shown in Figure 1.

The 12V, 5V, 3.3V and -12V supplies are controlled by placing external N-channel pass transistors, Q1 to Q4, in the power path. By increasing the voltage on the gate of the pass transistors at a controlled rate, the transient surge current ($I = C \cdot dV/dt$) drawn from the PCI supplies can be limited to a safe value. The ramp rate for the positive supplies is set by $dV/dt = 20\mu\text{A}/C2$. The -12V supply ramp rate is set by R7 and C3, while resistor R5 and transistor Q5 help turn off transistor Q2 quickly. Resistors R9, R11 and R12 prevent potential high frequency FET oscillations. Resistors R13 and R14 pull up PWRGD and FAULT to the proper logic level.

The QuickSwitch bus switch contains a low resistance N-channel placed in series with the data bus. The switch is turned off when the board is inserted and then enabled after the power is stable. The switch inputs and outputs do not have a parasitic diode back to V_{CC} and have very low capacitance.

The system timing is shown in Figure 2. The PCI power controller senses when a board has been inserted into the

When the board is turned off, RST# is pulled low, the QuickSwitch bus switches are disabled and the LTC1421 is turned off by pulling the $\overline{\text{POR}}$ pin low. After a 20ms delay, the external FETs are turned off and the supply voltages collapse.



Using the LTC1421 and a QuickSwitch bus switch, a PCI slot can be made hot swappable so the system power can remain on when a peripheral is inserted or removed. Up to now, the design of Hot Swap™ circuitry has required the talents of an analog guru. With the LTC1421, safe hot swapping becomes as easy as hooking up an IC, a couple of power FETs and a handful of resistors and capacitors.

For literature on our Power Controllers,
call **1-800-4-LINEAR**. For applications help,
call (408) 432-1900, Ext. 2360